国際会議(査読あり) (International Conferences (Refereed))

  1. Tomohiro Imanaga, Koji Nakano, Ryota Yasudo, Yasuaki Ito, Yuya Kawamata, Ryota Katsuki, Shiro Ozaki, Takashi Yazane and Kenichiro Hamano, Solving the sparse QUBO on multiple GPUs for Simulating a Quantum Annealer, in Proc. of International Symposium on Computing and Networking, pp. 19-28, Matsue, Shimane (Online), November 2021.
  2. Daisuke Takafuji, Koji Nakano, Yasuaki Ito and Akihiko Kasagi, Acceleration of Deflate Encoding and Decoding with GPU implementations, in Proc. of International Symposium on Computing and Networking Workshops, pp. 180-186, Matsue, Shimane (Online), November 2021.
  3. Jiamian Huang, Yasuaki Ito and Koji Nakano, A GPU Implementation of Watercolor Painting Image Generation, in Proc. of International Symposium on Computing and Networking Workshops, pp. 145-151, Matsue, Shimane (Online), November 2021. (Best Paper Award)
  4. Koji Nakano, Shotaro Aoki, Yasuaki Ito, On the Computational Power of Convolution Pooling: A Theoretical Approach for Deep Learning, in Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 656--665, , May 2021. (DOI)
  5. Tomohiro Imanaga, Koji Nakano, Masaki Tao, Ryota Yasudo, Yasuaki Ito, Yuya Kawamata, Ryota Katsuki, Yusuke Tabata, Takashi Yazane and Kenichiro Hamano, Efficient GPU Implementation for Solving the Maximum Independent Set Problem, in Proc. of International Symposium on Computing and Networking, pp. 29-38, Naha, Japan (Online), November 2020. (DOI)
  6. Hiroshi Kagawa, Yasuaki Ito, Koji Nakano, Ryota Yasudo, Yuya Kawamata, Ryota Katsuki, Yusuke Tabata, Takashi Yazane, Kenichiro Hamano, Fully-Pipelined Architecture for Simulated Annealing-based QUBO Solver on the FPGA, in Proc. of International Symposium on Computing and Networking, pp. 39-48, Naha, Japan (Online), November 2020. (DOI, Best Paper Award)
  7. Ye Yuan, Yasuaki Ito, and Koji Nakano, Art Font Image Generation with Conditional Generative Adversarial Networks, in Proc. of International Symposium on Computing and Networking Workshops, pp. 151-156, Naha, Japan (Online), November 2020. (DOI, Best Paper Award)
  8. Naoya Yamamoto, Koji Nakano, Yasuaki Ito, and Daisuke Takafuji, Akihiko Kasagi, Tsuguchika Tabaru, Huffman Coding with Gap Arrays for GPU Acceleration, in Proc. of International Conference on Parallel Processing (ICPP), article no. 1, pages 11, Edmont, Canada (online), August 2020. (DOI, Best paper award)
  9. Ryota Yasudo, Koji Nakano, Yasuaki Ito, Masaru Tatekawa, Ryota Katsuki, Takashi Yazane, Yoko Inaba, Adaptive Bulk Search: Solving Quadratic Unconstrained Binary Optimization Problems on Multiple GPUs, in Proc. of International Conference on Parallel Processing (ICPP), article no. 62, pages 11, Edmont, Canada (online), August 2020. (DOI)
  10. Hiroki Kataoka, Kohei Yamashita, Yasuaki Ito, Koji Nakano, Akihiko Kasagi, Tsuguchika Tabaru, An Efficient Multicore CPU Implementation for Convolution-Pooling Computation in CNNs, in Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 548-556, May 2020. (DOI)
  11. Masaki Tao, Koji Nakano, Yasuaki Ito, Ryota Yasudo, Masaru Tatekawa, Ryota Katsuki, Takashi Yazane, Yoko Inaba, A Work-Time Optimal Parallel Exhaustive Search Algorithm for the QUBO and the Ising model, with GPU implementation, in Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 557-566, May 2020. (DOI)
  12. Masatoshi Hayashikawa, Koji Nakano, Yasuaki Ito, and Ryota Yasudo, Folded Bloom Filter for High Bandwidth Memory, with GPU implementations, in Proc. of International Symposium on Computing and Networking, pp. 18--27, Nagasaki, Japan, November 2019. (DOI)
  13. Hiroshi Kagawa, Yasuaki Ito, and Koji Nakano, Throughput-Optimal Hardware Implementation of LZW Decompression on the FPGA, in Proc. of International Symposium on Computing and Networking Workshops, pp. 78--83, Nagasaki, Japan, November 2019. (DOI)
  14. Daisuke Takafuji, Koji Nakano, Yasuaki Ito, Efficient GPU Implementations to Compute the Diameter of a Graph, in Proc. of International Symposium on Computing and Networking, pp. 102--111, Nagasaki, Japan, November 2019. (DOI)
  15. Naoki Matsumura, Yasuaki Ito, Koji Nakano, Akihiko Kasagi and Tsuguchika Tabaru, Structured Sparse Fully-Connected Layers in the CNNs and its GPU Acceleration, in Proc. of International Symposium on Computing and Networking Workshops, pp. 148--154, Nagasaki, Japan, November 2019. (DOI, Best paper award)
  16. Hisaki Yamane, Yasuaki Ito, and Koji Nakano, A Watercolor Painting Image Generation using Stroke-based Rendering, in Proc. of International Symposium on Computing and Networking Workshops, pp. 465--469, Nagasaki, Japan, November 2019. (DOI)
  17. Shunsuke Suita, Takahiro Nishimura, Hiroki Tokura, Koji Nakano, Yasuaki Ito, Akihiko Kasagi and Tsuguchika Tabaru, Efficient cuDNN-compatible Convolution-Pooling on the GPU, in Proc. of 13th International Conference of Parallel Processing and Applied Mathematics (PPAM 2019, LNCS, volume 12044), pp. 46--58, Bialystok, Poland, September 2019.
  18. Takahiro Inoue, Hiroki Tokura, Koji Nakano and Yasuaki Ito, Efficient Triangular Matrix Vector Multiplication on the GPU, in Proc. of 13th International Conference of Parallel Processing and Applied Mathematics (PPAM 2019, LNCS, volume 12043), pp. 493--504, Bialystok, Poland, September 2019. (DOI)
  19. Hironobu Kobayashi, Yasuaki Ito and Koji Nakano, Stained Glass Image Generation using Voronoi Diagram and its GPU Acceleration, in Proc. of 13th International Conference of Parallel Processing and Applied Mathematics (PPAM 2019, LNCS, volume 12043), pp. 396--407, Bialystok, Poland, September 2019.
  20. Koji Nakano, Yasuaki Ito, Jacir Bordim, FIFO-Based Hardware Sorters for High Bandwidth Memory, in Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 663-672, Rio de Janeiro, Brazil, May 2019. (DOI)
  21. Takuma Wada, Naoki Matsumura, Koji Nakano, Yasuaki Ito, Efficient Byte Stream Pattern Test using Bloom Filter with Rolling Hash Functions on the FPGA, in Proc. of International Symposium on Computing and Networking, pp. 66--75, Takayama, Japan, November 2018. (DOI, Best paper award)
  22. Lucas S. N. Nunes, Jacir L. Bordim, Yasuaki Ito, Koji Nakano, A Prefix-Sum-Based Rabin-Karp Implementation for Multiple Pattern Matching on GPGPU, in Proc. of International Symposium on Computing and Networking, pp. 139--145, Takayama, Japan, November 2018. (DOI)
  23. Naoki Matsumura, Hiroki Tokura, Yuki Kuroda, Yasuaki Ito, Koji Nakano, Tile Art Image Generation Using Conditional Generative Adversarial Networks, in Proc. of International Symposium on Computing and Networking Workshops, pp. 209--215, Takayama, Japan, November 2018. (DOI)
  24. Yutaro Emoto, Shunji Funasaka, Hiroki Tokura, Takumi Honda, Koji Nakano and Yasuaki Ito, An Optimal Parallel Algorithm for Computing the Summed Area Table on the GPU, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 763--772, Vancouver, Canada, May 2018. (DOI)
  25. Hiroki Tokura, Yuki Kuroda, Yasuaki Ito, and Koji Nakano, Parallel High-Quality Art Generation From Any Image Using A GPU, in Poster in the GPU Technology Conference (GTC 2018), San Jose, USA, March 2018.
  26. Shunji Funasaka, Koji Nakano, Yasuaki Ito, Single Kernel Soft Synchronization Technique for Task Arrays on CUDA-enabled GPUs, with Applications, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 11--20, Aomori, Japan, November 2017. (DOI)
  27. Hiroki Tokura, Yuki Kuroda, Yasuaki Ito, and Koji Nakano, A Square Pointillism Image Generation, and its GPU Acceleration, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 38--47, Aomori, Japan, November 2017. (DOI, Outstanding paper award)
  28. Takuma Wada, Shunji Funasaka, Koji Nakano and Yasuaki Ito, A Hybrid Architecture for the Approximate String Matching on an FPGA, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 48--57, Aomori, Japan, November 2017. (DOI)
  29. Kohei Yamashita, Yasuaki Ito and Koji Nakano, A GPU Implementation of Bulk Execution of the Dynamic Programming for the Optimal Polygon Triangulation, in Proc. of 12th International Conference of Parallel Processing and Applied Mathematics (PPAM 2017, LNCS 10777), pp. 314--323, Lublin, Poland, September 2017. (DOI)
  30. Hiroki Tokura, Toru Fujita, Koji Nakano and Yasuaki Ito, Almost Optimal Column-wise Prefix-sum Computation on the GPU, in Proc. of 12th International Conference of Parallel Processing and Applied Mathematics (PPAM 2017, LNCS 10778), pp. 224--233, Lublin, Poland, September 2017. (DOI)
  31. Takumi Honda, Shinnosuke Yamamoto, Hiroaki Honda, Koji Nakano, Yasuaki Ito, Simple and Fast Parallel Algorithms for the Voronoi Map and the Euclidean Distance Map, with GPU implementations, in Proc. of 46th International Conference on Parallel Processing (ICPP), pp. 362--371, Bristol, UK, August 2017. (DOI)
  32. Yi Yang, Yasuaki Ito, and Koji Nakano, Photomosaic Generation by Rearranging Subimages, with GPU Acceleration, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 942--951, Orlando, USA, May 2017. (DOI)
  33. Takahiro Nishimura, Jacir L. Bordim, Yasuaki Ito, and Koji Nakano, Accelerating the Smith-Waterman Algorithm Using Bitwise Parallel Bulk Computation Technique on GPU, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 932--941, Orlando, USA, May 2017. (DOI)
  34. Koji Nakano, Shunji Funasaka, Yasuaki Ito, A Very Fast Data Compression Method Optimized for GPU Decompression, in Poster in the GPU Technology Conference (GTC 2017), San Jose, USA, May 2017. (Selected as one of Top 20 posters)
  35. Yi Yang, Yasuaki Ito, Koji Nakano, and Jacir L. Bordim, A Photomosaic Method by Rearranging Divided Images with GPU Acceleration, in Poster in the GPU Technology Conference (GTC 2017), San Jose, USA, May 2017.
  36. Shunji Funasaka, Koji Nakano and Yasuaki Ito, Light Loss-Less Data Compression, with GPU implementation, Proc. of the 16th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP LNCS 10048), pp. 281--294, Granada, Spain, December 2016. (DOI)
  37. Xin Zhou, Yasuaki Ito and Koji Nakano, An Efficient Implementation of LZW Compression in the FPGA, Proc. of the 16th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP LNCS 10048), pp. 512--520, Granada, Spain, December 2016. (DOI)
  38. Ryouhei Murooka, Yasuaki Ito and Koji Nakano, Accelerating Ant Colony Optimization for the Vertex Coloring Problem on the GPU, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 469--475, Hiroshima, Japan, November 2016. (DOI)
  39. Lucas Saad, Jacir Bordim, Yasuaki Ito and Koji Nakano, A Memory-Access-Efficient Implementation of the Approximate String Matching Algorithm on GPU, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 483--489, Hiroshima, Japan, November 2016. (DOI)
  40. Naoaki Harada, Naoyuki Matsumoto, Koji Nakano and Yasuaki Ito, A hardware sorter for almost sorted sequences, with FPGA implementations, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 565--571, Hiroshima, Japan, November 2016. (DOI, Best paper award)
  41. Keisuke Nakata and Yasuaki Ito, An Evaluation of the Parallella Architecture for the Convex Hull Computation, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 704--706, Hiroshima, Japan, November 2016. (DOI)
  42. Hiroki Tokura, Takumi Honda, Yasuaki Ito, Koji Nakano, Mitsuya Nishino, Yushiro Hirota and Masami Saeki, GPU-Accelerated Bulk Computation of the Eigenvalue Problem for Many Small Real Non-symmetric Matrices, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 490--496, Hiroshima, Japan, November 2016. (DOI)
  43. Toru Fujita, Koji Nakano, Yasuaki Ito, Bitwise Parallel Bulk Computation on the GPU, with Application to the CKY Parsing for Context-Free Grammars, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 589-598, Chicago, USA, May 2016.(DOI)
  44. Xin Zhou, Yasuaki Ito, Koji Nakano, An Efficient Implementation of LZW Decompression in the FPGA, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 599--607, Chicago, USA, May 2016. (DOI)
  45. Koji Nakano, Shunji Funasaka, Yasuaki Ito, Fully Parallelized Lossless LZW decompression for CUDA-enabled GPUs, in Poster in the GPU Technology Conference (GTC 2016), San Jose, USA, May 2016.
  46. Toru Fujita, Daigo Nishikori, Koji Nakano, Yasuaki Ito, Efficient GPU implementations for the Conway's Game of Life, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 11--20, Sapporo, Japan, December 2015. (DOI)
  47. Tatsuya Kawamoto, Yasuaki Ito, Koji Nakano, A flexible-length-arithmetic processor based on FDFM approach in FPGAs, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 364--370, Sapporo, Japan, December 2015. (DOI)
  48. Akihiko Kasagi, Koji Nakano, Yasuaki Ito, Parallelization Techniques for Error Diffusion with GPU Implementations, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 30--39, Sapporo, Japan, December 2015. (DOI, Best paper award)
  49. Lucas Saad, Jacir Bordim, Koji Nakano, Yasuaki Ito, A Fast Approximate String Matching Algorithm on GPU, Proc. International Symposium on Computing and Networking (CANDAR), pp. 188--192, Sapporo, Japan, December 2015. (DOI, Outstanding paper award)
  50. Takumi Honda, Yasuaki Ito, Koji Nakano, A Warp-synchronous Implementation for Multiple-length Multiplication on the GPU, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 96--102, Sapporo, Japan, December 2015. (DOI)
  51. Shunji Funasaka, Koji Nakano, Yasuaki Ito, Fast LZW compression using a GPU, Proc. of International Symposium on Computing and Networking (CANDAR), pp. 303--308, Sapporo, Japan, December 2015. (DOI)
  52. Shunji Funasaka, Koji Nakano, and Yasuaki Ito, A Parallel Algorithm for LZW decompression, with GPU implementation, Proc. of 11th International Conference of Parallel Processing and Applied Mathematics (PPAM 2015, LNCS 9573), pp. 228--237, Krakow, Poland, September 2015. (DOI)
  53. Xin Zhou, Koji Nakano, and Yasuaki Ito, Parallel FDFM Approach for Computing GCDs Using the FPGA, Proc. of 11th International Conference of Parallel Processing and Applied Mathematics (PPAM 2015, LNCS 9573), pp. 238--247, Krakow, Poland, September 2015. (DOI)
  54. Naoyuki Matsumoto, Koji Nakano and Yasuaki Ito, Optimal Parallel Hardware K-Sorter and TopK-Sorter, with FPGA implementations, Proc. of the 14th International Symposium on Parallel and Distributed Computing (ISPDC), pp. 138--147, Limassol, Cyprus, June 2015. (DOI)
  55. Hiroaki Kouge, Yasuaki Ito and Koji Nakano, GPU-accelerated Digital Halftoning by the Local Exhaustive Search, Proc. of the 14th International Symposium on Parallel and Distributed Computing (ISPDC), pp. 82--87, Limassol, Cyprus, June 2015. (DOI)
  56. Toru Fujita, Koji Nakano and Yasuaki Ito, Bulk GCD Computation Using a GPU to Break Weak RSA Keys, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 385--394, Hyderabad, India, May 2015. (DOI)
  57. Koji Nakano and Yasuaki Ito, Optimality of Fundamental Parallel Algorithms on the Hierarchical Memory Machine, with GPU implementation, Proc. of International Conference on Parallel, Distributed and Network-Based Processing, pp.626--634, Turku, Finland, March 2015. (DOI)
  58. Xin Zhou, Yasuaki Ito, and Koji Nakano, An Efficient Implementation of the One-Dimensional Hough Transform Algorithm for Circle Detection on the FPGA, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 447--452, Shizuoka, Japan, December 2014. (DOI)
  59. Satoshi Okamoto, Yasuaki Ito, Koji Nakano, and Jacir L. Bordim, Thorough Evaluation of GPU Shared Memory Load and Store Instructions, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 614--616, Shizuoka, Japan, December 2014. (DOI)
  60. Akihiko Kasagi, Koji Nakano, Yasuaki Ito, Parallel Algorithms for the Summed Area Table on the Asynchronous Hierarchical Memory Machine, with GPU implementations, Proc. of International Conference on Parallel Processing, pp.251--260, Minneapolis, USA, September 2014. (DOI)
  61. Koji Nakano, Susumu Matsumae, Yasuaki Ito, Random Address Permute Shift Technique for the Shared Memory on GPUs, Proc. of International Conference on Parallel Processing Workshops, pp. 429--438, Minneapolis, USA, September 2014. (DOI)
  62. Hiroaki Kouge, Yasuaki Ito and Koji Nakano, A GPU Implementation of Clipping-Free Halftoning using the Direct Binary Search, Proc. of International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP LNCS 8630), pp. 57--70, Dalian, China, August 2014. (DOI)
  63. Takumi Honda, Yasuaki Ito and Koji Nakano, GPU-accelerated Verification of the Collatz Conjecture, Proc. of International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP, LNCS 8630), pp. 483--496, Dalian, China, August 2014. (DOI)
  64. Daisuke Takafuji, Koji Nakano and Yasuaki Ito, C2CU : A CUDA C Program Generator for Bulk Execution of a Sequential Algorithm, Proc. of International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP LNCS 8631), pp. 178--191, Dalian, China, August 2014. (DOI)
  65. Xin Zhou, Yasuaki Ito, Koji Nakano, An Efficient Implementation of the Gradient-based Hough Transform using DSP slices and block RAMs on the FPGA, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 762--770, Phoenix, USA, May 2014. (DOI)
  66. Kazuya Tani, Daisuke Takafuji, Koji Nakano, Yasuaki Ito, Bulk Execution of Oblivious Algorithms on the Unified Memory Machine, with GPU Implementation, Proc. of International Parallel and Distributed Processing Symposium Workshops, pp. 586--595, Phoenix, USA, May 2014. (DOI)
  67. Koji Nakano, Susumu Matsumae and Yasuaki Ito, The Random Address Shift to Reduce the Memory Access Congestion on the Discrete Memory Machine, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 95--103, Matsuyama, Japan, December 2013. (DOI)
  68. Md. Nazrul Islam Mondal, Kohan Sai, Koji Nakano and Yasuaki Ito, A Flexible-Length-Arithmetic Processor Using Embedded DSP Slices and Block RAMs in FPGAs, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 75--84, Matsuyama, Japan, December 2013. (DOI)
  69. Yuji Takeuchi, Daisuke Takafuji, Yasuaki Ito and Koji Nakano, ASCII Art Generation using the Local Exhaustive Search on the GPU, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 194--200, Matsuyama, Japan, December 2013. (DOI)
  70. Kaoru Hashimoto, Yasuaki Ito and Koji Nakano, Template Matching using DSP slices on the FPGA, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 338--344, Matsuyama, Japan, December 2013. (DOI)
  71. Ryosuke Nakamura, Yasuaki Ito and Koji Nakano, TinyCSE: Tiny Computer System for Education, in Proc. of International Symposium on Computing and Networking (CANDAR), pp. 639--641, Matsuyama, Japan, December 2013. (DOI)
  72. Akihiko Kasagi, Koji Nakano, and Yasuaki Ito, An Optimal Offline Permutation Algorithm on the Hierarchical Memory Machine, with the GPU implementation, in Proc. of 2013 International Conference on Parallel Processing (ICPP), pp. 1--10, Lyon, France, October 2013. (DOI)
  73. Duhu Man, Koji Nakano and Yasuaki Ito, The Approximate String Matching on the Hierarchical Memory Machine, with Performance Evaluation, in Proc. of the IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC), pp. 79--84, Tokyo, Japan, September 2013. (DOI)
  74. Xin Zhou, Yasuaki Ito and Koji Nakano, An Efficient Implementation of the Hough Transform using DSP slices and block RAMs on the FPGA, in Proc. of the IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC), pp. 85--90, Tokyo, Japan, September 2013. (DOI)
  75. Yuki Ago, Koji Nakano and Yasuaki Ito, A Classification Processor for a Support Vector Machine with embedded DSP slices and block RAMs in the FPGA, in Proc. of the IEEE 7th International Symposium on Embedded Multicore SoCs (MCSoC), Tokyo, Japan, pp. 91--96, September 2013. (DOI)
  76. Xin Zhou, Norihiro Tomagou, Yasuaki Ito and Koji Nakano, Efficient Hough Transform on the FPGA using DSP slices and Block RAMs, in Proc. of Workshop on Advances in Parallel and Distributed Computational Models (APDCM), pp. 771--778, Boston, USA, May 2013. (DOI)
  77. Akihiro Uchida, Yasuaki Ito and Koji Nakano, An Efficient GPU Implementation of Ant Colony Optimization for the Traveling Salesman Problem, Proc. of International Conference on Networking and Computing (ICNC), pp. 94--102, Okinawa, Japan, December 2012. (DOI)
  78. Akihiko Kasagi, Koji Nakano and Yasuaki Ito, An Implementation of Conflict-Free Offline Permutation on the GPU, Proc. of International Workshop on Parallel and Distributed Algorithms and Applications (PDAA), pp. 226--232, Okinawa, Japan, December 2012. (DOI)
  79. Edans Sandes, Jacir L. Bordim, Alba C. M. A. Melo and Yasuaki Ito, Record Route Elimination (RRE): An Energy-Efficient Broadcast Algorithm, Proc. of International Workshop on Parallel and Distributed Algorithms and Applications (PDAA), pp. 247--253, Okinawa, Japan, December 2012. (DOI)
  80. Kazufumi Nishida, Koji Nakano, Yasuaki Ito, Accelerating Dynamic Programming for the Optimal Polygon Triangulation on the GPU, Proc. of International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP, LNCS 7439), pp. 1--15, Fukuoka, Japan, September 2012. (DOI)
  81. Duhu Man, Kenji Uda, Yasuaki Ito, and Koji Nakano, A GPU Implementation of Computing Euclidean Distance Map with Efficient Memory Access, Proc. of International Conference on Networking and Computing (ICNC), pp. 68--76, Osaka, Japan, December 2011. (DOI)
  82. Md. Nazrul Islam Mondal, Koji Nakano, and Yasuaki Ito, An Algorithm to Remove Asynchronous ROMs in Circuits with Cycles, Proc. of International Conference on Networking and Computing (ICNC), pp. 77--86, Osaka, Japan, December 2011. (DOI)
  83. Yuki Ago, Atsuo Inoue, Koji Nakano, and Yasuaki Ito, The Parallel FDFM Processor Core Approach for Neural Networks, Proc. of International Conference on Networking and Computing (ICNC), pp. 113--119, Osaka, Japan, December 2011. (DOI)
  84. Akihiro Uchida, Yasuaki Ito, and Koji Nakano, Fast and Accurate Template Matching using Pixel Rearrangement on the GPU, Proc. of International Conference on Networking and Computing (ICNC), pp. 153--159, Osaka, Japan, December 2011. (DOI)
  85. Yasuaki Ito, Kouhei Ogawa, and Koji Nakano, Fast Ellipse Detection Algorithm using Hough Transform on the GPU, Proc. of International Workshop on Challenges on Massively Parallel Processors (CMPP), pp. 313--319, Osaka, Japan, December 2011. (DOI)
  86. Kazufumi Nishida, Yasuaki Ito, and Koji Nakano, Accelerating the Dynamic Programming for the Matrix Chain Product on the GPU, Proc. of International Workshop on Challenges on Massively Parallel Processors (CMPP), pp. 320--326, Osaka, Japan, December 2011. (DOI)
  87. Bo Song, Yasuaki Ito, and Koji Nakano, CRT-based Decryption using DSP blocks on the Xilinx Virtex-6 FPGA, Proc. of Workshop on Advances in Parallel and Distributed Computational Models, pp. 527--536, Anchorage, Alaska USA, May 2011. (DOI)
  88. Duhu Man, Kenji Uda, Hironobu Ueyama, Yasuaki Ito, and Koji Nakano, Implementations of Parallel Computation of Euclidean Distance Map in Multicore Processors and GPUs, Proc. of International Conference on Networking and Computing (ICNC), pp. 120--127, Hiroshima, Japan, November 2010. (DOI)
  89. Bo Song, Kensuke Kawakami, Koji Nakano, and Yasuaki Ito, An RSA Encryption Hardware Algorithm Using a Single DSP Block and a Single Block RAM on the FPGA, Proc. of International Conference on Networking and Computing (ICNC), pp. 140--147, Hiroshima, Japan, November 2010. (DOI)
  90. Md. Nazrul Islam Mondal, Koji Nakano, and Yasuaki Ito, A Rewriting Algorithm to Generate AROM-free Fully Synchronous Circuits, Proc. of International Conference on Networking and Computing (ICNC), pp. 148--155, Hiroshima, Japan, November 2010. (DOI)
  91. Kohei Ogawa, Yasuaki Ito, and Koji Nakano, Efficient Canny Edge Detection Using a GPU, Proc. of International Workshop on Advances in Networking and Computing (WANC), pp. 279--280, Hiroshima, Japan, November 2010. (DOI)
  92. Yasuaki Ito, Koji Nakano, Efficient Exhaustive Verification of the Collatz Conjecture using DSP48E blocks of Xilinx Virtex-5 FPGAs, Proc. of Workshop on Advances in Parallel and Distributed Computational Models (CD-ROM of International Parallel and Distributed Processing Symposium), Atlanta, USA, April 2010.(DOI)
  93. Duhu Man, Yasuaki Ito, and Koji Nakano, An Efficient Parallel Sorting Compatible with the Standard qsort, Proc. of International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), pp. 506--511, Hiroshima, Japan, December 2009. (DOI)
  94. Masaya Nakagawa, Duhu Man, Yasuaki Ito, and Koji Nakano, A Simple Parallel Convex Hull Algorithm for Sorted Points and the Performance Evaluation for the Multicore Processors, Proc. of International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), pp. 512--517, Hiroshima, Japan, December 2009. (DOI)
  95. Yasuaki Ito and Koji Nakano, A Hardware-Software Cooperative Approach for the Exhaustive Verification of the Collatz Conjecture, Proc. of International Symposium on Parallel and Distributed Processing with Applications, pp. 63--70, Chengdu,China, August 2009. (DOI)
  96. Kimiharu Nishihata, Duhu Man, Yasuaki Ito, and Koji Nakano, Parallel Sampling Sorting on the Multicore Processors, Proc. of the International Conference on Applications and Principles of Information Science (APIS), pp. 233--236, Okinawa, Japan, January 2009.
  97. Koji Nakano, Kensuke Kawakami, Koji Shigemoto, Yuki Kamada, Yasuaki Ito, A Tiny Processing System for Education and Small Embedded Systems on the FPGAs, Proc. of Embedded Software Optimization (ESO), pp. 472--479, Shanghai, China, December 2008. (DOI)
  98. Koji Nakano, Yasuaki Ito, Processor, Assembler, and Compiler Design Education using an FPGA, Proc. of International Conference on Parallel and Distributed Systems (ICPADS), pp. 723--728, Melbourne, Australia, December 2008. (DOI)
  99. Yasuaki Ito, Koji Nakano, Optimized Component Labeling Algorithm for using in Medium Sized FPGAs, in Proc. of International Conference on Parallel and Distributed Computing, Applications and Technologies, pp. 171--176, Dunedin, New Zealand, December 2008. (DOI)
  100. Yasuaki Ito, Koji Nakano, Component Labeling for k-Concave Binary Images Using an FPGA, Proc. of Workshop on Advances in Parallel and Distributed Computational Models(CD-ROM of International Parallel and Distributed Processing Symposium), Miami, USA, April 2008. (DOI)
  101. Yasuaki Ito and Koji Nakano, Cluster-dot Screening by Local Exhaustive Search with Hardware Acceleration, Proc. of Workshop on Advances in Parallel and Distributed Computational Models (CD-ROM of International Parallel and Distributed Processing Symposium), Long Beach, USA, March 2007.
  102. Jacir L. Bordim, Yasuaki Ito, Koji Nakano, Randomized Leader Election Protocols in Noisy Radio Networks with a Single Transceiver, Proc. of International Symposium on Parallel and Distributed Processing and Application(LNCS 4330), pp.246--256, Sorrento, Italy, December 2006. (DOI)
  103. Yasuaki Ito and Koji Nakano and Youhei Yamagishi, Efficient Hardware Algorithm for N Choose K Counters, Proc. of Workshop on Advances in Parallel and Distributed Computational Models (CD-ROM of International Parallel and Distributed Processing Symposium), Santa Fe, USA, April 2006. (DOI)
  104. Y. Ito and K. Nakano, FM Screening by the Local Exhaustive Search with Hardware Acceleration, Proc. of Workshop on Advances in Parallel and Distributed Computational Models (CD-ROM of International Parallel and Distributed Processing Symposium), Fort Lauderdale, USA, April 2004. (DOI)
  105. Jacir L. Bordim, Yasuaki Ito, Koji Nakano, Instance-Specific Solutions to Accelerate the CKY parsing, Proc. of International Conference on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, USA, pp. 72--78, June 2003.
  106. Jacir L Bordim, Yasuaki Ito, Koji Nakano, Accelerating the CKY Parsing using FPGAs, Proc. of High Performance Computing (LNCS 2552), pp.41--51, Bangalore, India, December 2002. (DOI)